

PAGE	TITLE
01	COVER PAGE
02	BLOCK DIAGRAM
03	HW CPU(PCIE/DMI)
04	HW CPU THERMAL/CLK/PM/CFG)
05	HW CPU(DDR)
06	(Reserved)HW CPU (CFG)
07	HW CPU(VCC_CORE)
08	HW CPU(FDI/SDI/SDP)
09	HW CPU(VSS)
10	HW CPU(Power CAP)
11	HW PCH(Power CAP)
12	HW D0R1-SODIMM1
13	HW D0R3-SODIMM2
14	(Reserved)SODIMM3_SODIMM4
15	(Reserved)PCH(PCIE/CLK/DK/DT)
16	HW PCH(PCI/PCIE/DMI/USB)
17	HW PCH(RTC/BIOS/SP/PM/LP)
18	HW PCH(CLOCK)
19	HW PCH(SATA)DP/VGA(CPU)
20	HW PCH(ESD)
21	HW PCH(POWER1)
22	(Reserved)
23	HW PCH(VIS/STRAP)
24	ECIO_NCT568SD
25	HW Flash(BC+PCH)/BAT
26	Fan control
27	Audio Codec ALC272
28	3W AUDIO_DSP OR AMP
29	MIC/SPEAKER/AUDIO JACK
30	LAN_Ethernet
31	RJ45_Transformer
32	Card Reader RTS5229
33	Card Reader Conn
34	USB 2.0 / 3.0 Port_X
35	USB Charger
36	(Reserved)Power Plane Enable &Sequence
37	ADAPTER_OCP / SS reduction
38	DSW PSU(Adapter)
39	1D05 ME
40	HW CPU(Reserved_CFG)
41	HW PCH(Reserved)
42	PCI-X JACK PSU(Adapter)
43	RTD3 POWER
44	PRR DUAL POWER_ADAPTER/PSU
45	DC to DC 12V0V 50 PS/4W
46	CPU CORE PSU(Adapter_1)
47	CPU CORE PSU(Adapter_2)
48	DC to DC 1D05V 95 AD/PSU
49	DC to DC 1D05V DTVS
50	DC to DC 1D3V/1D8V
51	DC to DC 1D5V_PCH
52	CD/Converter_Connector
53	CRt Board Connector
54	HIMI Level Shifter/Conn
55	RTD213SR eDP to LVDS
56	ESD / OSD / NGSP_ESD
57	(Reserved)R-SATA
58	WLAN Conn
59	(Reserved)HWAN COBNN
60	MI2A Conn
61	LED Back/Power Button
62	(Res)/Touch Pad
63	IO Board Connector
64	(Reserved)Hall_Sensor
65	Debug connector
66	(Reserved)
67	(Reserved)IG Sensor
68	(Reserved)Thunderbolt (1/5)
69	(Reserved)Thunderbolt (2/5)
70	Thunderbolt (3/5)
71	Thunderbolt (4/5)
72	Thunderbolt (5/5)
73	GPU PEG (1/5)
74	GPU DIGITALOUT (2/5)
75	GPU VRAM 1/5 (2/5)

PAGE	TITLE
76	GPU GPIO/STRAP (4/5)
77	GPU POWER/GND (5/5)
78	VRAM 1,2 (2/4)
79	VRAM 3,4 (2/4)
80	VRAM 5,6 (3/4)
81	VRAM 7,8 (4/4)
82	VGA CORE NCP83172(PSU)
83	DIOCKETS VGA POWER
84	Switchable GFX LCD1(1/2)
85	Switchable GFX CRT(2/2)
86	UNUSED PARTS/EMI Capacitors
87	NFC
88	TPM/TCM
89	Finger Print
90	Express Card(Reserved)
91	Smart Card(Socket Reserve)
92	Switchable GFX eDP(Reserved)
93	(Reserved)PCI
94	Inter LAN WOL217M(RES)
95	LAN Switch(Reserved)
96	CPU XDP/ PCH XDP/PORT80
97	(Reserved)Table of Content
98	GPIO table
99	SYSTEM & GPU POWER SEQUENCE
100	POWER DELIVERY CHART
101	SMRUS Table
102	GPIO
103	P/W MAP
104	GPIO MAP
105	ASSET FOLLOW CHART
106	Change History

0805 封装尺寸 / 0805 封装尺寸 603 封装尺寸 26 封装尺寸
封装尺寸与功率关系：封装尺寸与功率对应关系
0201 1/20W 0402 1/60W 0603 1/60W 0805 1/10W 1206 1/16W 1206 1/4W

Wistron P/N	Description
78.10324.2FLL	CHIP CAP C 0.01U 50V K0402 X7R
78.10422.5FLL	CHIP CAP C 0.1U 25V K0402 X5R
78.10491.4FLL	CHIP CAP C 0.1U 16V Z0402 Y5V
78.10424.2BLL	CHIP CAP C 0.1U 50V K0603 X7R
78.10520.5FLL	CHIP CAP C 1U 6.3V K0402 X5R
78.10521.5BLL	CHIP CAP C 1U 16V K0603 X5R
78.10324.2FLL	CHIP CAP C 0.01U 50V K0402 X7R
78.10324.2FLL	CHIP CAP C 0.01U 50V K0402 X7R
78.10324.2FLL	CHIP CAP C 0.01U 50V K0402 X7R

10KR3	10K	R	3		
	value=10K	resistor	Size=0603		
SCD1U10V2	S	C	DIU	10V	2
	type=SHD	capacitor	value=0.1u	Withstandng voltage=10V	Size=0402

BOM Configuration	BOM Configuration	BOM Configuration
(R):Unmount	(E):5W AMP	(TV):For TV Tuner
(M):Mount for both(s)and(V)	(T):Translator RTD2135	(MS):For MSATA
(S):For N158-GT-S-AIO-A2	(D):Scalar RTD2586 and HDMI IN	(G):For Charger
(V):For N15V-GM-S-AIO-A2	(P):PSU	(NG):Non Charger
(O):For TPM	(A):Adapter	(BX):Recovery BIOS
(X):For debug	(U):U3 Controller and 3DWBCAM	(HO):HDMI OUT
(C):3W AMP	(N):For NFC	(TCM): TCM

```

(Part Value)':'{Value}':'{Part Number}'
(Build Netes
(PCB Footprint) ':'{PCB Footprint}':'{PCB Footprint}'

'{Value}':'{Part Number}' ':'{PCB Footprint}':'{PCB Footprint}'

Build BOM==>
#Reference\{Part_Number}\tSymbol\tGeometry\tF7\tFIN\tFIN1
{Reference}\{Part Number}\t{Value}\t{PCB Footprint}\t{F7}\t{FIN}\t{FIN1}

#Reference\{Part_Number}\tSymbol\tGeometry\{F7}\{FIN}\{F23}\{Reference}\{Part Number}\{Value}\{PCB Footprint}\{F7}\{FIN}\{F23}\{FIN1}

Build VRT==>
Item Number\Reference\tCore Design>\tBOM1\Value\Description
{Item}\t{Reference}\t{Part Number}\t{F7}\t{Value}\t{Description}



Build VRT==>
#Reference\{Part Number}\tCore Design>\{BOM1}\{Value}\{Description} {Item}\t{Reference}\t{Part Number}\t{F7}\t{Value}\t{Description}

Build OLB File==>
1. 先將廠商的圖檔，並且將要用的元件複製起來 如果是組組
的話，只要其中一個即可
2. File->New->Design-> 黏貼到 Schematic 的，貼上 就會在
les. gn Cache 裡出現一個 OLB 或者 檔案
3. New->Library->將 Design Cache 裡的 0 檔案拖移到 par
可將 Library 裡面的看看其他的元件 (New -> Pa d ed
4. 子 (S an) 即可
5. 將 OLB 給 Symbol ol t 跟據 此元件





```

BD Information	Short-PAD
T=1.6 +/-0.1mm 8layers	0402=ZZ.00PAD.M11
L*W=240mmX 195mm	0603=ZZ.00PAD.M21





How to option FUSE 0805=2Z.00PAD.M31
 FUSE calculate Current: A(A) 1206=?
 FUSE actual Current: A(A) 1210=?
 EXP calculate:
 AI=X+0.8
 1) A=AI+(+/-0.1)
 2) AI+0.1<=A<=AI+0.4




PCIEX8

73 EXP_A_TX_C_DP7[0] 
73 EXP_A_TX_C_DN7[0] 
73 EXP_A_RX_DP7[0] 
73 EXP_A_RX_DN7[0] 

DMI

16 DMI_IT_MR_DP0[0..3] 
16 DMI_IT_MR_DN0[0..3] 
16 DMI_MT_IR_DP0[0..3] 
16 DMI_MT_IR_DN0[0..3] 




SKT1



Load Plate
BOM SKU = (022.70001.0101)

SKT2



Back Plate
BOM SKU = (022.70001.0101)

SKT3



ILMCOVER
BOM SKU = (22.78005.171)

Foxconn : 22.78006.001
Lotes : 22.78005.181

Foxconn : 22.78006.011
Lotes : 22.78002.011
Thickness: 2.6mm

Foxconn : 22.78005.161
Lotes : 22.78005.171

CPU Load Plate:
Part Number: 022.70001.0101
Vendor Part Number: PT44L51-6401


CPU Socket:
Part Number: 062.10015.0051
Vendor Part Number: 3H993827-4M41-01H

PEG Static Lane Reversal PCIe8

EXP_A_TX_DN7	C1017	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP7
EXP_A_TX_DN6	C1019	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN6
EXP_A_TX_DN5	C1021	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN5
EXP_A_TX_DN4	C1023	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN4
EXP_A_TX_DN3	C1025	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN3
EXP_A_TX_DN2	C1027	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN2
EXP_A_TX_DN1	C1029	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN1
EXP_A_TX_DN0	C1031	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DN0
EXP_A_TX_DP7	C1018	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP7
EXP_A_TX_DP6	C1020	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP6
EXP_A_TX_DP5	C1022	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP5
EXP_A_TX_DP4	C1024	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP4
EXP_A_TX_DP3	C1026	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP3
EXP_A_TX_DP2	C1028	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP2
EXP_A_TX_DP1	C1030	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP1
EXP_A_TX_DP0	C1032	1	U1A	SCD22U10V2KX-1LL-GP	EXP_A_TX_C_DP0

HOLE276R158

CPU MOUNTING HOLE-PTH







EXP_A_TX_C_DP7[0] EXP_A_TX_C_DN7[0] EXP_A_RX_DP7[0] EXP_A_RX_DN7[0]







Combinatio
U1 + SKT1 + SKT2 + SKT3
62.10055.761 (LOTES) + 22.78005.181 (LOTES)
+ 22.78002.011 (LOTES) + 22.78005.171 (LOTES)
62.10040.911 (FOXCONN) + 22.78006.001 (FOXCONN)
FOXCONN + 22.78006.011 (FOXCONN) + 22.78005.161 (FOXCONN)







12 M_DATA_A[0..63] <<>>
13 M_DATA_B[0..63] <<>>







12 M_DQS_A_DP[0..7] <<>>
12 M_DQS_A_DN[0..7] <<>>







DDR CMD/ADD

12 M_MAA_A[0.15]  
13 M_MAA_B[0.15]  

12 M_WE_A_N  
12 M_CAS_A_N  
12 M_RAS_A_N  

12 M_SBS_A0  
12 M_SBS_A1  
12 M_SBS_A2  

13 M_WE_B_N  
13 M_CAS_B_N  
13 M_RAS_B_N  

13 M_SBS_B0  
13 M_SBS_B1  
13 M_SBS_B2  

DDR CTRL

12 M_SCSS_A_N0
12 M_SCSS_A_N1

12 M_SCKE_A0
12 M_SCKE_A1

12 M_ODT_A0
12 M_ODT_A1

13 M_SCSS_B_N0
13 M_SCSS_B_N1

13 M_SCKE_B0
13 M_SCKE_B1

13 M_ODT_B0
13 M_ODT_B1

DDR CLOCK

```


12 CK_M_DDR0_A_DP
12 CK_M_DDR0_A_DN
12 CK_M_DDR1_A_DP
12 CK_M_DDR1_A_DN

13 CK_M_DDR0_B_DP
13 CK_M_DDR0_B_DN
13 CK_M_DDR1_B_DP
13 CK_M_DDR1_B_DN

```

DDR OTHERS

12,13 DDR3_DRAMRST_N <<—
13 DIMM_DQ_CPU_VREF_B >>—
12 DIMM_DQ_CPU_VREF_A >>—




<Variant Name>




Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
CPU (DDR)			
Size	Document Number		Rev
C	B560 with GPU		SA
Date:	Tuesday, May 13, 2014	Sheet	5 of 106



Note: is Reserve
Note: Rs is series resistor



<Variant Name>

wistron



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File
CPU (VCC_CORE)

Size
C Document Number
B560 with GPU

Rev
SA


Date: Tuesday, May 13, 2014 Sheet 7 of 106




CPU Power Capacitor Quantity

NAME	CAP	AMOUNT
V_CORE	22uf 0805	22
V_SM	22uf 0805	4+5 (R)


1A 20140311 Darren








CHANNEL-A DIMM1 A0, H=8mm


VREF_DQ (Ch. A)




VREF_CA (Ch. A)




SPD Address of DIMM1



Thermal EVENT



SODIMM A DECOUPLING



Lab Note:
Place these Caps near
SC-DIAPYCN

SB
2014.1.23
Julian
Change to 62.10024.J11

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserved)SODIMM3_SODIMM4			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 14	of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PCH (PCI/CRT/DDI)			
Size C	Document Number B560 with GPU	Rev SA	
Date:	Tuesday, May 13, 2014	Sheet	15 of 106

3 DME_MT_IR_DN[0..3]
3 DME_MT_IR_DP[0..3]
3 DME_IT_MR_CN[0..3]
3 DME_IT_MR_CP[0..3]

E

30 HSI_DN3
30 HSI_DP3
30 HSO_C_DN3

Feature test	Serial Number					
	Intel® Core™ i3-2100 Express Chipset	Intel® Core™ Q870 Express Chipset	Intel® Core™ Q870 Express Chipset	Intel® Core™ i7-2600 Express Chipset	Intel® Core™ i7-2600 Express Chipset	Intel® Core™ i7-2600 Express Chipset
Platform I/O	Yes	Yes	Yes	Yes	Yes	Yes
PCI Express 2.0 x16	4 ^a	8	8	4 ^a	8	8
Total number of USB ports	16	16	12 ^b	16	16	16
USB 3.0 eXtreme Ports (Chipset and all I/O 3.0 x16)	0	0	4	4	4	4
USB 3.0 eXtreme Ports	1600 ^c	16	0	1600 ^c	1600 ^c	1600 ^c
Total number of SATA ports	4(0) ^d	0	0	4(0) ^d	4(0) ^d	4
SATA ports (3.0 Gb/s, 3.0 Gb/s, and 1.5 Gb/s)	8	4	4	4	4	4
SATA (Sata 3 (6 Gb/s) and 1.5 Gb/s only)	0	0	0	0	0	0

Table 0-2. Desktop Lynx Point SKUs Hexible I/O Map

[illegible]

B85 USB3.0 Port Mapping

	USB 2.0 Signals	SuperSpeed Signals
USB Port 0	USB2N0 USB2P0	USB3TP1/N1 USB3RN1/P1
USB Port 1	USB2N1 USB2P1	USB3TP2/N2 USB3RN2/P2
USB Port 2	USB2N4 USB2P4	USB3TP3/N3 USB3RN3/P3
USB Port 3	USB2N5 USB2P5	USB3TP4/N4 USB3RN4/P4

```
Swap USB Port3 and Port9 net
due to Intel USB3 xHCI controller
doesn't support debug mode.
```


Overcurrent Pin Mapping

USB Ports Number	OC Pins Used
Port 0	OC0# (USB_OC0_R_N)
Port 1	OC1# (USB_CHARGE_OC_N)
Port 4,5,9	OC2# (port 4) OC3# (port 5) OC6# (port 9) (USB_OC_4_5_9_N)


OC[7:4]# for Device 26(Ports 8-13)
OC[3:0]# for Device 29(Ports 0-7)

These OC# pins are not used for USB
overcurrent protection and should be









Each overcurrent pin is configured to protect one or more USB ports by setting bits in the USBOCM1 and USBOCM2 registers. It is system software's (BIOS) responsibility to program the USBOCM1 and USBOCM2 registers correctly and to make sure that each USB port is protected by only one overcurrent pin.






USB3.0 Controller



(U):U3 Controller and 3DWEBCAM



Variable	W ₁	W ₂	W ₃	W ₄	W ₅	W ₆	W ₇	W ₈	W ₉	W ₁₀	W ₁₁	W ₁₂	W ₁₃	W ₁₄	W ₁₅	W ₁₆	W ₁₇	W ₁₈	W ₁₉	W ₂₀	W ₂₁	W ₂₂	W ₂₃	W ₂₄	W ₂₅	W ₂₆	W ₂₇	W ₂₈	W ₂₉	W ₃₀	W ₃₁	W ₃₂	W ₃₃	W ₃₄	W ₃₅	W ₃₆	W ₃₇	W ₃₈	W ₃₉	W ₄₀	W ₄₁	W ₄₂	W ₄₃	W ₄₄	W ₄₅	W ₄₆	W ₄₇	W ₄₈	W ₄₉	W ₅₀	W ₅₁	W ₅₂	W ₅₃	W ₅₄	W ₅₅	W ₅₆	W ₅₇	W ₅₈	W ₅₉	W ₆₀	W ₆₁	W ₆₂	W ₆₃	W ₆₄	W ₆₅	W ₆₆	W ₆₇	W ₆₈	W ₆₉	W ₇₀	W ₇₁	W ₇₂	W ₇₃	W ₇₄	W ₇₅	W ₇₆	W ₇₇	W ₇₈	W ₇₉	W ₈₀	W ₈₁	W ₈₂	W ₈₃	W ₈₄	W ₈₅	W ₈₆	W ₈₇	W ₈₈	W ₈₉	W ₉₀	W ₉₁	W ₉₂	W ₉₃	W ₉₄	W ₉₅	W ₉₆	W ₉₇	W ₉₈	W ₉₉	W ₁₀₀	W ₁₀₁	W ₁₀₂	W ₁₀₃	W ₁₀₄	W ₁₀₅	W ₁₀₆	W ₁₀₇	W ₁₀₈	W ₁₀₉	W ₁₁₀	W ₁₁₁	W ₁₁₂	W ₁₁₃	W ₁₁₄	W ₁₁₅	W ₁₁₆	W ₁₁₇	W ₁₁₈	W ₁₁₉	W ₁₂₀	W ₁₂₁	W ₁₂₂	W ₁₂₃	W ₁₂₄	W ₁₂₅	W ₁₂₆	W ₁₂₇	W ₁₂₈	W ₁₂₉	W ₁₃₀	W ₁₃₁	W ₁₃₂	W ₁₃₃	W ₁₃₄	W ₁₃₅	W ₁₃₆	W ₁₃₇	W ₁₃₈	W ₁₃₉	W ₁₄₀	W ₁₄₁	W ₁₄₂	W ₁₄₃	W ₁₄₄	W ₁₄₅	W ₁₄₆	W ₁₄₇	W ₁₄₈	W ₁₄₉	W ₁₅₀	W ₁₅₁	W ₁₅₂	W ₁₅₃	W ₁₅₄	W ₁₅₅	W ₁₅₆	W ₁₅₇	W ₁₅₈	W ₁₅₉	W ₁₆₀	W ₁₆₁	W ₁₆₂	W ₁₆₃	W ₁₆₄	W ₁₆₅	W ₁₆₆	W ₁₆₇	W ₁₆₈	W ₁₆₉	W ₁₇₀	W ₁₇₁	W ₁₇₂	W ₁₇₃	W ₁₇₄	W ₁₇₅	W ₁₇₆	W ₁₇₇	W ₁₇₈	W ₁₇₉	W ₁₈₀	W ₁₈₁	W ₁₈₂	W ₁₈₃	W ₁₈₄	W ₁₈₅	W ₁₈₆	W ₁₈₇	W ₁₈₈	W ₁₈₉	W ₁₉₀	W ₁₉₁	W ₁₉₂	W ₁₉₃	W ₁₉₄	W ₁₉₅	W ₁₉₆	W ₁₉₇	W ₁₉₈	W ₁₉₉	W ₂₀₀	W ₂₀₁	W ₂₀₂	W ₂₀₃	W ₂₀₄	W ₂₀₅	W ₂₀₆	W ₂₀₇	W ₂₀₈	W ₂₀₉	W ₂₁₀	W ₂₁₁	W ₂₁₂	W ₂₁₃	W ₂₁₄	W ₂₁₅	W ₂₁₆	W ₂₁₇	W ₂₁₈	W ₂₁₉	W ₂₂₀	W ₂₂₁	W ₂₂₂	W ₂₂₃	W ₂₂₄	W ₂₂₅	W ₂₂₆	W ₂₂₇	W ₂₂₈	W ₂₂₉	W ₂₃₀	W ₂₃₁	W ₂₃₂	W ₂₃₃	W ₂₃₄	W ₂₃₅	W ₂₃₆	W ₂₃₇	W ₂₃₈	W ₂₃₉	W ₂₄₀	W ₂₄₁	W ₂₄₂	W ₂₄₃	W ₂₄₄	W ₂₄₅	W ₂₄₆	W ₂₄₇	W ₂₄₈	W ₂₄₉	W ₂₅₀	W ₂₅₁	W ₂₅₂	W ₂₅₃	W ₂₅₄	W ₂₅₅	W ₂₅₆	W ₂₅₇	W ₂₅₈	W ₂₅₉	W ₂₆₀	W ₂₆₁	W ₂₆₂	W ₂₆₃	W ₂₆₄	W ₂₆₅	W ₂₆₆	W ₂₆₇	W ₂₆₈	W ₂₆₉	W ₂₇₀	W ₂₇₁	W ₂₇₂	W ₂₇₃	W ₂₇₄	W ₂₇₅	W ₂₇₆	W ₂₇₇	W ₂₇₈	W ₂₇₉	W ₂₈₀	W ₂₈₁	W ₂₈₂	W ₂₈₃	W ₂₈₄	W ₂₈₅	W ₂₈₆	W ₂₈₇	W ₂₈₈	W ₂₈₉	W ₂₉₀	W ₂₉₁	W ₂₉₂	W ₂₉₃	W ₂₉₄	W ₂₉₅	W ₂₉₆	W ₂₉₇	W ₂₉₈	W ₂₉₉
----------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------	------------------



CPU CLOCK

PCI CLOCK

88 CK_PCH_33M_TCM
88 CK_PCH_33M_TPM
16 CK_PCH_33M_FB
24 CK_PCH_33M_SIO

PCIE CLOCK

4 CK_DPNS_R_DN
4 CK_DPNS_R_DP
4 CK_PE_100M_MCP_DN
4 CK_PE_100M_MCP_DP
8 CK_DP_DN
8 CK_DP_DP
73 CLK_PCIE_PEG_P
73 CLK_PCIE_PEG_N
30 CK_PCIE_2_LAN_DN
30 CK_PCIE_2_LAN_DP
60 CK_PCIE_3_TV_DN
60 CK_PCIE_3_TV_DP
32 CLK_PCIE_CARD_P
32 CLK_PCIE_CARD_N
58 CLK_PCIE_MINI2_P
58 CLK_PCIE_MINI2_N
16 CLK_100_USB3_P
16 CLK_100_USB3_N

48M CLOCK


(Reserve)









GPIO

17 BOARD_ID_1
17 BOARD_ID_2


48M CLOCK

24 CK_PCH_48M_SIO





Pull-up on MB




- N15S-GT:High
- N15V-GM:Low

To configure I/O Port Flexibility via soft strap,
set setting to 11b

Note: GPIO strap option is only available for SATA/PCIe muxed signals to support mSATA/mini PCIe port switching


00b	SATA	Soft strap	GPIO16
01b	PCIe		
10b	Reserved	0	SATA 4
11b	Setting based on GPIO 0 - SATA 1 - PCIe	1	PCIe 1



```
DEFENSIVE DESIGN:  PU OF DDPD_CTRL_CLK
PORT C DETECTION  STRAP:DDPC_CTRL_DATA
PORT D DETECTION  STRAP:DDPD_CTRL_DATA
```


Wistron confidential for Lenovo




<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PCH (GPIO/CPU)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 20 of 106	





INTVRMEN	Integrated VRM Enable	Always	<p>This signal does not have an internal resistor; an external resistor is required.</p> <p>0 = DCPSUS1, DCPSUS2 and DCPSUS3 are powered from an external power source (should be connected to an external VRM). External VRM powering option is for Mobile Only. Other systems should not pull the strap line.</p> <p>1 = Integrated VRMs enabled. DCPSUS1, DCPSUS2 and DCPSUS3 can be left floating.</p> <p>NOTES:</p> <p>1. This signal is always sampled.</p> <p>2. This signal is in the RTC well.</p>
----------	-----------------------	--------	---

Wistron confidential for Lenovo





Strapping Pin==>
20130510



Strapping Pin define

Table 2-17. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SATA2GP / GPIO13	Boot BIOS Strap (BBS1)	Rising edge of PWCK	<p>This signal has a weak internal pull-up.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also configurable using Boot BIOS Strap (BBS1) in the BIOS Setup Utility. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.</p> <p>BU11 BR 10 Boot BIOS Destination</p> <p>0 = 0 Reserved 1 = 1 Reserved 2 = 2 SPI (Default) 3 = 3 LPI</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.

Table 2-17. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
GPIO1	Boot BIOS Strap (BBS1)	Rising edge of PWCK	<p>This signal has a weak internal pull-up.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also configurable using Boot BIOS Strap (BBS1) in the BIOS Setup Utility. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.</p> <p>BU11 BR 10 Boot BIOS Destination</p> <p>0 = 0 Reserved 1 = 1 Reserved 2 = 2 SPI (Default) 3 = 3 LPI</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.
SATA2GP / GPIO13	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts.
SATA2GP / GPIO13	TLS Confidentiality	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) under full confidentiality. 1 = Enable Intel ME Crypto Transport Layer Security (TLS) under full confidentiality.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.

Table 2-17. Functional Strap Definitions (Sheet 3 of 5)

Signal	Usage	When Sampled	Comment
HDA_SDO	Flash Descriptor Security	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. 1 = Disable Flash Descriptor Security (Security). This strap should only be enabled in high security environments.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The weak internal pull-down is disabled after PSTRST# deasserts. After the HDA_SDO strap is pulled up, the rising edge of PSTRST# must be sampled. If the strap is not pulled up, the system will not boot. This signal is in the Suspend well.
HDA_DOCK_INT	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts. This signal is in the Suspend well.
INTVEMEN	Integrated VBI Enable	Always	<p>This signal does not have an internal resistor; an external resistor is required.</p> <p>0 = DCPUSL, DCPUSL2 and DCPUSL3 are powered from an external power source (should be connected to an external VBI). External VBI power source is for HDA only. Other systems should not pull the strap.</p> <p>1 = Integrated VBI enabled. DCPUSL, DCPUSL2 and DCPUSL3 are self booting.</p> <p>NOTES:</p> <ol style="list-style-type: none"> This signal is always sampled. This signal is in the Suspend well.
GPIO1 / SUSCLK	PLL On-Chip Voltage Regulation	Rising edge of PWCK	<p>This signal has a weak internal pull-up.</p> <p>0 = Disable PLL On-Chip voltage regulation. 1 = Enable PLL On-Chip voltage regulation.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. This signal is in the Suspend well.




Table 2-17. Functional Strap Definitions (Sheet 4 of 5)



Signal	Usage	When Sampled	Comment
GPIO1 / SUSCLK	PLL On-Chip Voltage Regulation	Rising edge of PWCK	<p>This signal does not have an internal resistor; an external resistor is required.</p> <p>0 = Disable PLL On-Chip voltage regulation. 1 = Enable PLL On-Chip voltage regulation.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. This signal is in the Suspend well.
GPIO1 / SUSCLK	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-up but requires an external resistor.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Suspend well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.
SPKR	No Reboot	Rising edge of PWCK	<p>The internal pull-down is disabled after PSTRST# deasserts.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.
GPIO1 / SUSCLK	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-up.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-up is disabled after PSTRST# deasserts. This signal should not be pulled low when strap is sampled.

Table 2-17. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
GPIO1 / SUSCLK	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.
GPIO1 / SUSCLK	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.
GPIO1 / SUSCLK	Reserved	Rising edge of PWCK	<p>This signal has a weak internal pull-down.</p> <p>NOTES:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PSTRST# deasserts. Software will not be able to clear the Top-Block Strap (BBS1) until the system is rebooted. This signal is in the Core well. The strap is sampled in conjunction with Boot BIOS Strap (BBS1) in the BIOS Setup Utility.

NOTE: See Section 3.1 for full details on pull-up/pull-down resistors.







PCH SPI ROM

SOP8 for 8MB


72.25644.001 - MXIC SOP8
72.25Q64.F01 - Winbond SOP8



ECIO SPI flash




VCCRTC



<Variant Name>

CPU FAN



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File

Fan control

Size Document Number
C B560 with GPU



Date: Tuesday, May 13, 2014

Sheet 26 of 106

Rev SA

FCH

- 17 AUD_LINK_BCLK
- 17 AUD_LINK_S0IN
- 17 AUD_LINK_SYNC_N
- 17 AUD_LINK_RST_N
- 17 AUD_LINK_S0O_N
- 17 ACZ_SPKR
- 63 DMIC_DATA
- 63 DMIC_CLK
- 28 CODE_AUDIO_L
- 28 CODE_AUDIO_R
- 29 ALC282_MIC1_VREFRR
- 29 JD_MIC
- 29 MIC_L_JACK
- 29 MIC_R_JACK
- 29 ALC282_HP_OUT_L
- 29 ALC282_HP_OUT_R
- 29 JD_HP
- 24 ALC282_MIC2_VREF





Internal Speaker x 2

HC82012KF-600T30-GP
Z=60 ohm,Rdc=0.04 ohm
I=3A ,0805



From TPA3113==>5W

From ALC122==>3W

1A
2014.3.12
Julian



1A
2014.3.14
Julian



Normal: open, Jack in: short

-1
2014.5.8
Julian
Change

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File
MIC/SPEAKER/AUDIO JACK


Size Document Number
C B560 with GPU

Date: Tuesday, May 13, 2014

Sheet 29 of 106

Rev
SA

Card Reader




6 in 1 :
SD, SLIM, SDHC, MMC, MS,
MS-Pro, use PCI-E interface.
Support UHS-1 SDHC/SDXC card.

SP7=SD_WP=MS_BS
SP6=SD_CD=MS_CLK
SP5=SD_D3=MS_D3
SP4=SD_CMD=MS_D2
SP3=SD_CLK=MS_D0
SP2=SD_D0=MS_D1
SP1=SD_D1

Share Pin

32 SP1=SD_D1
32 SP2=SD_D0=MS_D1
32 SP3=SD_CLK=MS_D0
32 SP4=SD_CMD=MS_D2
32 SP5=SD_D3=MS_D3
32 SP6=SD_D2=MS_CLK
32 SP7=SD_WP=MS_BS
32 SD_CD#
32 MS_INS#



Pin No	For Card	Pin Assign	Function
1	SD	#9	SD-DAT2
2	MemoryStick	#10	MS-VSS
3	SD/MMC	#1	SD-CD/DAT3 MMC-RSV
4	MemoryStick	#9	MS-VCC
5	MemoryStick	#8	MS-SCLK
6	SD/MMC	#2	SD-CMD MMC-CMD
7	MemoryStick	#7	MS-DATA3
8	MemoryStick	#6	MS-INS
9	SD/MMC	#3	SD-VSS MMC-VSS1
10	MemoryStick	#5	MS-DATA2
11	SD/MMC	#4	SD-VDD MMC-VDD
12	MemoryStick	#4	MS-DATA0
13	MemoryStick	#3	MS-DATA1
14	SD/MMC	#5	SD-CLK MMC-CLK
15	MemoryStick	#2	MS-BS
16	MemoryStick	#1	MS-VSS
17	SD/MMC	#6	SD-VSS MMC-VSS2
18	SD/MMC	#7	SD-DAT0 MMC-DAT
19	SD	#8	SD-DAT1
20	SD	CD	SD-CD
21	SD	GND	SD-GND
22	SD	SW_WP	SD-WP(SW)

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File
CARD Reader CONN

Size
C Document Number
B560 with GPU

Date: Tuesday, May 13, 2014

Sheet 33 of 106

Rev
SA

17,24,49,63 SLP_S4_N >>>

USB2.0X2==>

16 USB_P1_DN
16 USB_P1_DP >>>



USB3.0X2==>

16 USB3_RX2_DN
16 USB3_RX2_DP >>>

16 USB3_TX2_DN
16 USB3_TX2_DP >>>

16 USB_OC0_R_N <<<

USB2.0



SIDE USB3.0 CONNECTOR

USB2.0

16 USB_P0_DN
16 USB_P0_DP

USB3.0

16 USB3_RX1_DN
16 USB3_RX1_DP
16 USB3_TX1_DN
16 USB3_TX1_DP

17,24,36,40,42,48,49 SLP_S3_N

24 ECO_CHAR_CTL1

24 USB_CHARGE_CTL3

OTHERS

24 USB_OC2_N

24 USB_CHARGE_FAULT_N



CHARGER CTRL

17,24,36,40,42,48,49 SLP_S3_N


24 ECO_CHAR_CTL1

24 ECO_CHAR_EN



24 ECO_CHAR_CTL3



-1
2014.5.5
Julian
Delete co-layer parts



Co-layer Charger



Low SIDE USB3.0 CHARGER UAB3.0 as Yellow

USB CHARGER (S0,S4,S5)


LOW SIDE USB3.0

S0: CDP(1.5A) S3: SDP(0.5A)

S4/S5: DCP(1.5A)

S0
2014.2.5
Julian
Change (G) to all S0!

OC EVENT FROM CHARGER IC



MODE SELECT by ECIO



Default status:

ECIO_CHAR_CTL1	ECIO_CHAR_CTL2	ECIO_CHAR_EN	Mode	State
1	1	1	CDP	S0
1	1	1	DCP with HID auto detect USB data pass through	S3
0	0	1	DCP	S4/S5
0	0	0	Shut down	EN DSW and DIS CHARG on S4/S5

High: EN → Mode Select
Low: DIS → Mode Select
High: CDP
Low: Disable the charger function at S4 and S5

Default level: EN/DIS GPIO: High
Mode selects GPIO: High

Control Signal		Mode Select	EN/DIS	
			CNTL1	EN
EN	S0	CDP(I)	1	1
	S3	DCP	0	1
	S4/S5	DCP	0	1
DIS	S0	CDP	1	1
	S3	DCP	0	1
	S4/S5	Shut down	0/1	0

(I) Default status

6.3 Fault# signal application

Charger IC Fault# would trigger during over-temperature and current limit conditions and the charger IC would reset SMBUS (reset voltage and current) when Portable devices contact with Charger. So it would be erroneous triggered under current-limit and Charger IC discharger conditions.


Suggestion

6.3.1 Block Diagram




6.3.2 EC control
EC use traditional OC# and Charger IC Fault# to operation program to indicate short condition.
S0: Detect that if IC Fault# signal is triggered, EC assert OC# to PCH.
S3: Detect that traditional OC# and Charger IC Fault# are both triggered, EC assert OC# to PCH.

1.2 DPM AP Function Control Introduce



Co-layer Charger



-1
2014.5.6
Julian

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File
USB Charger

Size Document Number
Custom B560 with GPU

Date: Tuesday, May 13, 2014 Sheet 35 of 108

Rev
SA

The diagram illustrates the system architecture, starting with an AC Plug connected to an ATX PSU. The ATX PSU provides VISA, VSC, and VSCD signals to the Bid/Vis Non-Proc Core. The Bid/Vis Non-Proc Core outputs a signal to Detail Area A. Detail Area A is connected to Detail Area B, which contains VSC and VSCD blocks. Detail Area B outputs a signal to Detail Area C, which contains VIRID12.5, PISOCCO, and Delay blocks. The output of Detail Area C is connected to the PCH block. The PCH block outputs a signal to ETS_Periodic. The diagram also shows a feedback loop from ETS_Periodic back to the Bid/Vis Non-Proc Core. The system is divided into three detail areas: Detail Area A (Bid/Vis Non-Proc Core), Detail Area B (VSC and VSCD blocks), and Detail Area C (VIRID12.5, PISOCCO, and Delay blocks). The diagram also shows the use of a 'Use as input of next block as target' signal.

1. PS_ON# asserts, causing the PSU to turn on.
2. PSU main rails ramping, causing board VRS to start turning on
3. Core VR is enabled and ramps to Vboot once Main PSU rails are stable.
 - a. Other Board VRS should already be ramped (and are stable to be stable).
4. VR PWRgood is asserted once Vboot, and after a small delay of 10-15 μ s (check out in Detail Area B in the above figure), the PCH's PWROK is asserted.
 - a. PCH starts up clocks and other pre-set activities.
5. PSU PWR_OK only is used for detecting AC power loss (i.e., negative edge detection) to trigger a clean shutdown

[illegible]

1. PS_ON# asserts, causing the PSU to turn on.
2. PSU main rail ramps, causing board VRS to start turning on.
3. Core VR is enabled and ramps to Vboot once Main PSU rails are stable.
 - a. Other Board VRS should already be ramped (and are assumed to be stable).
4. VR Pwrood is asserted once Vboot, and after a small delay (~5-10 ms) (called out in Detail Area B in the above figure), the PCH's PWROK is asserted.
 - a. PCH starts up clocks and other pre-reset activities.
5. Eventually, PSU PWR_OK is asserted, which drives SYS_PWROK, causing Reset to de-assert.

[illegible]

1. `PSU_ON#` asserts, causing the PSU to turn on.
2. PSU main rails ramp, causing board VRs to start turning on.
3. Core VR is enabled and ramps to Vboot...
4. VR Pwrgood is asserted once Vboot is achieved.
5. Eventually, `PSU_PWR_OK` is asserted. Now that both the processor VR pwrgood and the PSU `PWR_OK` are asserted, the PCH's `PWROK` input is asserted.
 - a. PCH starts up clocks and other pre-assert activities.
6. PCH asserts `PROCWPGOOD` signal, which triggers `SVID` activity to ramp the Core VR.
7. Since `SYS_PWROK` is already asserted, there is no extra delay before Reset is de-asserted.

[illegible]


VR_READY-->SCHMITT-TRIGGER INVERTER to delay 5~10ms-->PWRGD_3V.
Reserve to implement by ECIO PWRGD_3V to PCH_PWROK.

VR_READY-->ECIO(PIN16 ATXPG) delay 5-10ms-->ECIO PWOK1(PWRGD 3V)-->PCH PWOK

19	16	ATXP _G	DI	VCC3	<p>ATX Power Good The function of this symbol is ATX Power Good. PWR0K12 will be VCC3 power level detect <u>AND</u> SUS# <u>AND</u> ATXP_G if bit 0 of Index 2Ch is 1, or VCC3 power level detect <u>AND</u> SUS# if bit 1 is 0.</p>
32	29	PI / OK1	CD ₀₈	VCC3	<p>Power OK 1 of VCC3 The function of this symbol is Power OK 1 of VCC3.</p>

[illegible][illegible]

1. PS_ON# asserts, causing the power supply unit (PSU) to turn on.
2. PSU main rails ramp, causing the board VRS to start turning on.
3. Core VR is enabled, but does not Ramp at this time
4. Eventually, PS_PWR_OK is asserted, which is feed into the PCH's PWROK input. PCH starts up clocks and other pre-reset asserts.
5. The asserts PROGRAM# signal, which triggers SVID activity to ramp the Core VR.
6. Once the processor VR has ramped and its has a PEGood output asserts, SPS_PWROK into the PCH is asserted, which releases Reset



```
Detect VIN3(VCC3) and then delay 100MS
Reserve implement by ECIO PWRGD 100MS to PCH_SYSPWROK.
```

```
+VCC3-->ECIO(PIN89  VCC3DET)  delay  100ms-->PCH_SYSPWOK
```

78	75	PWROK2	DOD8	VCC3	Power OK 2 of VCC3 The function of this symbol is Power OK 2 of VCC3.
----	----	--------	------	------	---

Since SYS_PWROK is already asserted, there is no extra delay before Reset is deasserted.


- SYS_PWROK can be optionally asserted with PCH_PWROK to reduce power-on latency.
- PCIe devices need to be under reset for 99ms after their power supplies are stable. However, mini-PCIe devices require only 1ms (refer PCI Express® Mini Card Electromechanical Specification Revision 1.21). System design can therefore set a delay between 1 to 99ms for ALL_SYS_PWROK assertion to SYS_PWROK assertion.
- The separate rails for integrated graphics (VCCAXG), system agent (VCCSA), and the CPU I/O (VCCP) supplies have been replaced by the processor core rail (CPU VCC). SA_VR_PWROK is no longer required and hence is removed.
- The enable for the CPU VCC VR is tied to ALL_SYS_PWROK and comes up immediately after ALL_SYS_PWROK is asserted high to a predefined non-zero Vboot voltage. CPU SVID comes up later and is used by the CPU to read VR capabilities.
- INTRPWRGOOD, driven by the PCH, is repurposed to CPU PWRGOOD. It still indicates that clock is stable with the same timing but also signals CPU VCC power is good.

100


Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title ADAPTER OCP / S3 reduction			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	37 of 106


Adapter Converter BD 12V Solution




PSU DSW Solution




Adapter DSW Solution




Adapter DSW/Scalar Solution



Adapter/PSU EUP Solution





Wistron Confidential for Lenovo



-1
2014.5.1
Julian








Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserved)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet	41 of 106

(1)PSU SOURCE==> ATX CONNECTOR

SB
2014.1.27
Julian
Mount




1==>PSU When ATX CONN

F7==>(P):PSU

F7==>(P):Adapter



3==>+DCIN_PSU_PWR



2==>Adapter when DCIN

DCIN_CONNECTOR

==>DCIN1
PN: 1ST:022.10015.0011



(2)ADAPTER SOURCE==>


Wistron confidential for Lenovo

<Variant Name>		wistron		Wistron Incorporated	
				12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title					
BATT CONN					
Size	Document Number				Rev
C	B560 with GPU				SA
Date:	Tuesday, May 13, 2014		Sheet	43	of 106


Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title DC to DC_5V/3D3V_S0			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	44 of 106

V_3P3_LAN



V_3P3_A_PCIVAU



V_3P3_EPW

Stuff when use Intel LAN Clarkville
For AMT H0-M3 support


==>0.025A for BIOS POWER



Stuff when use
Realtek LAN <=B360 LAN:REALTEK
Lenovo suggestion:
Change R4844.2 +VCC3 to +V_3P3_STBY/G
20130807

==>FOR Adapter/PSU DUAL Enable

Rear USB PWR




==>Adapter/PSU Share
DUAL POWER in S0;


USB_DUAL_PWR

GPIO V_5P0_STBY/G(SUS Rail)
High OFF(Default)
Low ON

Dual Power Assign Case		(P)				
Source(9.3A)	+5V_DUAL	S0	S3	S4	S5	DS
USB1 Power(0.9A)	+USBVCC1	ON	ON	ON	ON	OFF
USB1 Power(0.5A)	+USBVCC1	ON	ON	OFF	OFF	OFF
USB3+USB5(1.5A)	+USBVCC4	ON	ON	OFF	OFF	OFF
Dimm power(4.5)	+PWR_ID5V_DUAL	ON	ON	OFF	OFF	OFF
Charger Power(2.0A)	+USBVCC1_CHARGE	ON	ON	ON	ON	OFF




==>FOR PSU DUAL POWER in S3



VCC_CORE SharkBay VR12.5 POWER CKT - 3 PHASE

CPU VCORE POWER




HOT



Platform Power Sequence Changes

- Changes from 2009 Platform - Sugar Bay:
 - VCCP (CPU Core) and VAXG rails only turn on AFTER the H_PWRGD, CPUPWRGD, and other uncore PWRGD signals assert.
 - Additional DSW state entry/exit power sequence.



Platform Power Sequence Changes

- VCCP (CPU Core) rails only turn on after the H_PWRGD, CPUPWRGD, and other uncore PWRGD signals assert.
- Additional DSW state entry/exit power sequence.






VccVTT

VCCP (CPU Core) VCCP Will only ramp after H_PWRGD, CPUPWRGD

PWRGD_3V / PCH_PWROK


CPUPWRGD / H_PWRGD

VCCP&VAXG power sequence comparison



CPU VCORE POWER

- 46 DRVON >>>
- 46 PWM1 >>>
- 46 CSP1 >>>
- 46 CSN1 >>>
- 46 PWM2 >>>
- 46 CSP2 >>>
- 46 CSN2 >>>
- 46 PWM3 >>>
- 46 CSP3 >>>
- 46 CSN3 >>>





Vout=0.5V~2.3V
 Vin=12V
 Switch Freq=300KHz
 OCP>105A
 Vin_rms=6.2A
 MLCC ripple current=10uF 3pcs
 choke size=10*10 0.36uH*3pcs
 Choke Isat=60A
 Choke Idc=30A
 Choke DCR=1.05~1.2 mohm
 LIR=1.038 (Vout=1.7V)
 Vin Cap=10uF*3 pcs
 Cout Cap=560u*4pcs
 Cout cap_esr=8m ohm
 OVP=Over Voltage Threshold Above DAC:0.35~0.425V


Iomax=37A

[illegible][illegible]

==>FOR Adapter&PSU







Title			
LCD/Converter Connector			
Size	Document Number		Rev
C	B560 with GPU		SA
Date:	Tuesday, May 13, 2014	Sheet	52 of 106

Co-lay to debug Card CONN Page96



NOTES:

1. Ports listed with NA are not available and are disabled.



Table 0-1. Desktop Lynx Point SKUs (Sheet 1 of 2)








<Variant Name:

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Date: Tuesday, May 13, 2014 Sheet 53 of 106

TMDs Cost Reduced Level Shifter






[illegible][illegible]

Pin	Signal	Function
1	SCDIHEV2K3-3-LP	LANE_C_P
2	SCDIHEV2K3-3-LP	LANE_C_N
3	SCDIHEV2K3-3-LP	LANE2P
4	SCDIHEV2K3-3-LP	LANE2N
5	SCDIHEV2K3-3-LP	LANE1P
6	SCDIHEV2K3-3-LP	LANE1N
7	SCDIHEV2K3-3-LP	LANE2P
8	SCDIHEV2K3-3-LP	LANE2N
9	SCDIHEV2K3-3-LP	LANE1P
10	SCDIHEV2K3-3-LP	LANE1N





The schematic diagram illustrates the proposed 100Kb/2.1-Gbps 2R2C optical receiver. It features two main signal paths: a differential path and a common-mode path. The differential path starts with inputs `DOSP_1_AUX_DN` and `DOSP_1_AUX_UP`, which are connected to a differential signal processing stage (`DOSP_1_AUX_DN_5` and `DOSP_1_AUX_UP_5`). The common-mode path starts with input `DOSP_1_AUX_DP`, which is connected to a common-mode signal processing stage (`DOSP_1_AUX_DP_5`). Both paths are terminated with 50Ω resistors. The output of the differential path is connected to a 100Kb/2.1-Gbps output stage (R5023 and R5024), and the output of the common-mode path is connected to a 100Kb/2.1-Gbps output stage (R5024 and R5023). The diagram also shows a +VCC3 supply and a ground connection.



PS8625_RLV_LINK (f) (internal RSD 80k ohm)
L: Single link LVDS
H: Dual link LVDS

PS8625_RLV_CFG (g)
L: 8-bit LVDS, VESA mapping
M: 8-bit LVDS, JEIDA mapping
H: 6-bit LVDS, both VESA and JEIDA mapping


PS8625_RLV_AMP (h)
LVDS output swing control
Connect to a 4.99kΩ resistor to ground for default output swing. The output swing can be adjusted by changing the resistor value.




PCH SATA

19 SATAHDR_TX_DN1
19 SATAHDR_TX_DP1
19 SATAHDR_RX_DN1
19 SATAHDR_RX_DP1


19 SATAHDR_TX_DN0
19 SATAHDR_TX_DP0
19 SATAHDR_RX_DN0
19 SATAHDR_RX_DP0



Rear CONN




Rear CONN



****package PIN 插式**
有顛倒 180度現象，差分
信號需要反接！！
20121207 Phoran


020.80095.0007 FOXCONN RED LOW SIDE ODD



SB
2014.1.21
Julian
Change SATA port from port1 to port4

1A
2014.3.12
Julian



HIGH SIDE HDD



-1
2014.3.31
Julian

HD/OD Power CONN

Layout: Please put them together




SB
2014.1.23
Julian
Modify

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserve)E-SATA			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 57 of 106		


```
SSID = Wireless
```

Mini PCI-E Connector




Half_Mini PCI-E CARD

Wistron confidential for Lenovo


<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title WWAN CONN			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 99 of 106	

MINI PCIE MSATA MOUNTING HOLE-PTH


H14



Full TV and Mini Card Connector(mSATA SSD co-lay)
(DO:TV)==For all Project Reserve



SATA and TV SWAP RX:P=N




```
SB
2014.1.21
Julian
msATA change SATA port from port3 to port1
It need support SATA GEN3
```




<Variant Name>

FUNCTION BOARD

ECIO: DE-Bounce
function;
NO need PU 10K



B560 has two function button
(physical button at side IO):
Power button and Display Switch (HDMI).



<Variant Names>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
LED Bard/Power Button

Size Document Number
Custom B560 with GPU

Date: Tuesday, May 13, 2014


Sheet 61 of 106

Rev
SA

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Touch Pad			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 62 of 106	


USB2.0



LAN Port



HDMI IN



WEBCAM FW



WEBCAM FW



WEBCAM FW



WEBCAM FW



WEBCAM FW



WEBCAM FW




WEBCAM FW




WEBCAM FW

USB PORT4&5&9 Power(USB3&USB4&USB5)



SIDE REAR USB2.0 USE2.0 Port to co-layer



Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserved)Hall Sensor			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 64 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Debug connector			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	65 of 106

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserved)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 66 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Res)G Sensor			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 67 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Thunderbolt (1/5)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 68 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Thunderbolt (2/5)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 69 of 106		

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Thunderbolt (3/5)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 70	of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Thunderbolt (4/5)			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	71 of 106







Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Thunderbolt (5/5)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 72 of 106		










B560: nVIDIA N15S-GT-AIO colay N15V-GM-AIO, DDR3 1G&2G
071.0N15S.0D0U:IC VGA N15S-GT-S-A2 GB2-64 FCBGA595 Size:23*23
071.0N15V.0C0U:IC VGA N15V-GM-S-A2 GB2-64 FCBGA 595P Size:23*23





Below is B560 GPU Type, please help apply P/N:
 N158-GT-s layout:GB28-64 and schematic:GM108
 N15V-GM-s layout:GB2-64 and schematic:GF117
 N15V-GM-s [=N15V-GM-s-A2 (Wistron P/N: 071.0N15V.0B0U)]





** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.

CHANNEL A:Normal Type

VRAM Reference:RVL-06891-001-V01

Hynix:128Mx16 ==>72.52G63.N0U

IC VRAM H5TC2G63FFR-11C

FBG96P 1.5V 1GHZ

Samsung:128Mx16==>72.42164.N0U

IC VRAM K4W2G1646E-BC1A FBGA96P 128M*16

Table 1. N15V-GM DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD / FBVDDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V / 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production ready
	Samsung	0x5	1.5 V / 1.5 V	K4W2G1646E-BC1A	1000	1204	Production ready
	Hynix	0xC	1.5 V / 1.5 V	H5TC2G63FFR-11C	1000	N/A	Production ready

Table 13. N155-GT/GM DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD / FBVDDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Hynix	0x6	1.5V / 1.5V	H5TC2G63FFR-11C	1000	N/A	Preliminary
	Micron	0x7	1.5V / 1.5V	MT41J128M16JT-093G:K	1000	1322	Preliminary
	Samsung	0x8	1.5V / 1.5V	K4W2G1646Q-BC1A	1000	N/A	Preliminary

Package Ballout/Mechanical Dimension


Pin Define

Please create symbol by function.


x16 Package Ball out (Top view): 96ball FBGA Package

	1	2	3	4	5	6	7	8	9	
A	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	A
B	VSSQ	VDD	VSS				DQSU	DQU6	VSSQ	B
C	VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ	C
D	VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD	D
E	VSS	VSSQ	DQL0				DML	VSSQ	VDDQ	E
F	VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ	F
G	VSSQ	DQL6	DQSL				VDD	VSS	VSSQ	G
H	VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ	H
J	NC	VSS	RAS				CK	VSS	CKE	J
K	ODT	VDD	CAS				CK	VDD	CKE	K
L	NC	CS	WE				A10/AP	ZQ	NC	L
M	VSS	BA0	BA2				NC	VREFCA	VSS	M
N	VDD	A3	A0				A12/BC	BA1	VDD	N
P	VSS	A5	A2				A1	A4	VSS	P
R	VDD	A7	A9				A11	A6	VDD	R
T	VSS	RESET	A13				A14	A8	VSS	T


VREF



FBCLK Termination place on VRAM side



DG requires 5x0.1uF and 2x1.0uF and 1x10uF per VRAM chip



<Variant Name>

Title			
VRAM 3,4 (2/4) _new			
Size	Document Number		Rev
C	B560 with GPU		SA
Date:	Tuesday, May 13, 2014	Sheet	79 of 106

IC VRAM K4V2G1646E-BC1A FBGA96P 128M*16

Title			
VRAM 5,6 (3/4) _new			
Size	Document Number		Rev
C	B560 with GPU		SA
Date:	Tuesday, May 13, 2014	Sheet	80 of 106

CHANNEL A:Mirrored Type

VRAM Reference:RVL-06891-001-V01

Hynix:128Mx16 ==>72.52G63.N0U

IC VRAM H5TC2G63FFR-11C

FBG96P 1.5V 1GHZ

Samsung:128Mx16==>72.42164.N0U

IC VRAM K4W2G1646E-BC1A FBGA96P 128M*16

Table 1. N15V-GM DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V/ 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production ready
	Samsung	0x5	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production ready
	Hynix	0xC	1.5 V/ 1.5 V	H5TC2G63FFR-11C	1000	N/A	Production ready


Table 13. N155-GT/GM DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Hynix	0x6	1.5V/ 1.5V	H5TC2G63FFR-11C	1000	N/A	Preliminary
	Micron	0x7	1.5V/ 1.5V	MT41J128M16JT-093G:K	1000	1322	Preliminary
	Samsung	0x8	1.5V/ 1.5V	K4W2G1646Q-BC1A	1000	N/A	Preliminary



Package Ballout/Mechanical Dimension

x16 Package Ball out (Top view): 96ball FBGA Package

	1	2	3	4	5	6	7	8	9
A	VDDQ	DQ05	DQ07			DQ04	VDDQ	VSS	
B	VSSQ	VDD	VSS			DQ06	DQ08	VSSQ	
C	VDDQ	DQ03	DQ01			DQ02	DQ04	VDDQ	
D	VSSQ	VDDQ	DMU			DQ00	VSSQ	VDD	
E	VSS	VSSQ	DQ00			DML	VSSQ	VDDQ	
F	VDDQ	DQ02	DQ04			DQ01	DQ03	VSSQ	
G	VSSQ	DQ06	DQ08			VDD	VSS	VSSQ	
H	VREFDQ	VDDQ	DQ04			DQ07	DQ05	VDDQ	
J	NC	VSS	CK			CK	VSS	NC	
K	ODT	VDD	CAS			CK	VDD	CKE	
L	NC	CS	WE			A10/AP	ZQ	NC	
M	VSS	BA0	BA2			NC	VREFCA	VSS	
N	VDD	A3	A0			A12/BC	BA1	VDD	
P	VSS	A5	A2			A1	A4	VSS	
R	VDD	A7	A0			A11	A6	VDD	
T	VSS	RESET	A13			A14	A8	VSS	




<Variant Name>



```

Vout=0.9V or 1.15V
Vin=12V
Switch Freq=300KHz
OCp=52.2A
Vin_rms=5A
MUCC ripple current=10uF 5pcs
choke size=7*7 0.2uH*2pcs
Choke 1sat=41A
Choke Idc=24A
Choke DCR=2.4-3 mohm
LIR=0.645(Vout-0.9V)
Vin Cap=10uF*5 pcs
Cout Cap=820uF*2pcs+330uF*1pcs
Cout cap_esr=7m ohm & 9m ohm
OVP=Over Voltage Protection (OVP) Threshold(Voltage from FB to GND)=2V


```



Power Sequencing Requirements

Power-on: N15S-GT(S)
 3D3V_VGA_S0-->NVVDD&1D05V_VGA_S0-->1D5V_VGA_S0
 Power-on: N15V-GM(V)
 3D3V_VGA_S0-->NVVDD-->1D5V_VGA_S0-->1D05V_VGA_S0
 Power-off:


The timing of all power rail need power down to 0V under 10ms.



Note: the entire entry and exit sequence must complete within 200ms.

NOTE*: -VDD33 includes all rails that use 3.3V
 -PEX_VDD includes all rails that are shared

3V3 Power Islands
 The 3.3V Power rail must be split into 3V3_MAIN and 3V3_AON Power rails.
 While the 3V3_MAIN rail would be powered off during GC6, 3V3_AON, or the "always-on" rail, would stay powered on during GC6 2.0 residency.
 3V3_AON maintains minimum power necessary for GPU to conduct GC6 2.0 Entry and exist sequence autonomously.



Notes: - All 3.3V includes all rails powered at 3.3V
 - PEX_VDD 1.05V includes all rails that are shared


Figure 3-6. Example of Power-up Sequencing Order

Note:

- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEX_VDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up.
- No signal should be applied to the GPU before the power rails are fully ramped.
- Refer to the JEDEC Memory Specification for memory related power sequencing.




+3VS to 3.3V_DELAY Transfer
 3V3_MAIN=>+3D3V_VGA_S0

Sequence1(V)
 Sequence1(S)



==>GPU=0.3A

Sequence3(V)
 Sequence4(S)




==>GPU=5.205A

Sequence4(V)
 Sequence5(S)

Sequence2(S)


Sequence1(S) Sequence4(V)

Sequence5(V)



Sequence2(S)


Sequence3(V)



Sequence5(V)

*Max rDS(on) = 3.5 m Ω at VGS = 10 V, ID = 21 A
 *Max rDS(on) = 4.3 m Ω at VGS = 4.5 V, ID = 19 A
 VGS(th) Min:1.2V Type:1.6V Max:3.0V

1.05V to 1.05V_VGA_S0 Transfer



Sequence6(V)
 Sequence3(S)

==>GPU=3.6A

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title RES Switchable GFX LCD(1/2)			
Size C	Document Number B560 with GPU		Rev SA
Date: Tuesday, May 13, 2014	Sheet	84	of 106

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title RES Switchable GFX CRT(2/2)			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 85 of 106		


Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Res) UNUSED PARTS/EMI Cap			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014	Sheet 86 of 106		

NFC CONN.

TR_SEL	Function
HIGH	20
LOW	UART Default

2014.3.12
Julian



RST# 

C

ET_N <<—

NFC_Hardware Design Pin Def i ne

Pin	Symbol	I/O	Note
1	VBAT	Input	Power supply from battery (2.8V - 5.5V)
2	VDIO	Input	Power supply to I/O (1.62V - 3.6V)
3	PC_SDA	I/O	BSC Serial Data Line, active low
4	PC_SCL	I/O	BSC Serial Clock
5	GND	G	Ground
6	IRQ_NFC	O	BSC request (active high)
7	NFC_PRESENCE	G	Ground
8	REQ_UP	I	NFC Regulator power up (active high)
9	VDD_Ext_SE	Output	Power supply to External Secure Element (1.65V - 1.95V) (BCM20792S1 power switch: VDDSWP_OUT)
10	UIM_PWR	Input	Power supply to UICC (BCM20792S1 UICC supply: VDDSWP_IN) ETSI compliant to power class 3 (1.78V - 1.98V) ETSI compliant to power class B (2.9V - 3.3V)
11	SWP	I	SWP I/O 0 (Single-Wire Protocol Interface)
S1	GND	G	Ground
S2	GND	G	Ground

Pin	Symbol	I/O	Note
1	VBAT	Input	Power supply from battery (2.3V - 5.5V)
2	VDDIO	Input	Power supply to I/O (1.62V - 3.6V)
3	VDD_EXT	Output	Power supply to External Secure Element (1.65V - 1.95V)
4	I ² C-SDA	I/O	BSC Serial Data Line, active low
5	I ² C-SCL	I/O	BSC Serial Clock
6	GND	G	Ground
7	IRQ-NFC	O	BSC request, active high
8	UIM_PWR	Input	Power supply to UICC
9	SWP	I	SWP I/O (Single-Wire Protocol interface)
10	NFC_PRESENCE	G	Ground
11	GND	G	Ground
S2	GND	G	Ground

NFC CONN

==>PN:20.K0529.012

PIN:==>

PIN1VBAT

PIN2 VDDIO

PIN3 I2C_SDA

PIN4I2C-SCL

PIN5 GND

PIN6 IRQ_NFC

PIN7 NFC_PRESENCE

PIN8 REG_UP

PIN9 VDD_Ext_SE

PIN10 UIM_PWR

PIN11 **$\bar{S}WP$**



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

title	NFC
-------	-----

Size	Document Number
C	B560 with GPU

Rev	
SA	

Date: Tuesday, May 13, 2014 Sheet 87 of 106

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserve) Finger Print			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 89 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserve)Express Card			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet 90 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Res Smart Card Socket			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	91 of 106

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Res Switchable GFX eDP			
Size C	Document Number B560 with GPU		Rev SA
Date: Tuesday, May 13, 2014		Sheet 92 of 106	

Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		(Reserve) PCI	
Size	Document Number	Rev	
C	B560 with GPU	SA	
Date:	Tuesday, May 13, 2014	Sheet	93 of 106


Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserve)Inter LAN WG1217LM			
Size C	Document Number B560 with GPU	Rev SA	
Date: Tuesday, May 13, 2014		Sheet	94 of 106


Wistron confidential for Lenovo

<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title (Reserve) LAN Switch			
Size C	Document Number B560 with GPU		Rev SA
Date:	Tuesday, May 13, 2014	Sheet	95 of 106

XDP for CPU




XDP for CPU




XDP_DBRESET_N



All parts can be placed
at back side




XDP for PCH




XDP for PCH

Stuff 200 ohm for ES2
Empty for production




Stuff Always

Stuff for ES2 and empty after production



All parts can be placed at back side

<Variant Name>



		Wistron Incorporated	
		12F, 88, Hsin Tai Wu Rd Hsinchu, Taipei	
Title			
CPU_XDP; PCH_XDP;PORT80			
Size	Document Number		Rev
C	B560 with GPU		SA
Date:	Tuesday, May 13, 2014	Sheet	96 of 106

Wistron confidential for Lenovo

<Variant Name>		wistron®		Wistron Incorporated	
				12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title					
Table of Content					
Size	Document Number				Rev
C	B560 with GPU				SA
Date:	Tuesday, May 13, 2014		Sheet	97	of 106

Wistron confidential for Lenovo


<Variant Name>		wistron		Wistron Incorporated	
				12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title					
GPIO table					
Size	Document Number				Rev
C	B560 with GPU				SA
Date:	Tuesday, May 13, 2014		Sheet	98	of 106




Timing diagram for the 1.5V and 1.05V PCH signals. The diagram shows two signals: 1.5V and 1.05V PCH. The 1.5V signal is a square wave with a high level of 1.35V and a low level of 0.60V. The 1.05V PCH signal is a square wave with a high level of 1.05V and a low level of 0.60V. The 1.05V PCH signal is delayed relative to the 1.5V signal. The diagram includes labels for 'NO SLEW RATE REQUIREMENT' and 'NO LIMIT'.

The timing diagram shows three digital signals over time. The top signal, VCPU_CORE, transitions from low to high at approximately 1.5 ns and remains high until 4.5 ns. The middle signal, VR_READY, transitions from low to high at approximately 2.5 ns and remains high until 4.5 ns. The bottom signal, SVID, transitions from low to high at approximately 3.5 ns and remains high until 4.5 ns. A vertical dashed line at 4.5 ns indicates the end of the observation period.



EVISA can be driven by the CPU between PENDING and FINITE deassertion











Wistron confidential for Lenovo






DSW Power Sequence






USB(8x2.0&6x3.0)

5VDUAL_S0:(4A/5.4A)
 5VDUAL_S3:(0.8A/0.9A)





Note: is Reserve
Note: Rs is series resistor



Wistron confidential for Lenovo

<Variant Name>		wistron[®]		Wistron Incorporated	
				12F, 88, Hsin Tai Wu Rd Heichih, Taipei	
Title					
Change History					
Size	Document Number			Rev	
C	B560 with GPU			SA	
Date:	Tuesday, May 13, 2014		Sheet	106	of 106